Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

The paper describes how, with a SOPC (System on a Programmable Chip) architecture embedded with a 32-Bit NIOS-II, a Layer 2 Ethernet switch can be implemented in a FPGA (Field Programmable Gate Array) ...