The reason is obvious, the logic in the clock input of the register bank has changed and with this, the register bank compare points will go futile. Figure 6: Showing logic cone for the clock gating ...